High-Throughput and Memory Efficient LDPC Decoder Architecture
نویسندگان
چکیده
Low-Density Parity-Check (LDPC) code is one kind of prominent error correcting codes (ECC) being considered in next generation industry standards. The decoder implementation complexity has been the bottleneck of its application. This paper presents a new kind of high-throughput and memory efficient LDPC decoder architecture. In general, more than fifty percent of memory can be saved over conventional partially parallel decoder architectures. It is shown that this presented hardware structure will be highly competent in high throughput and low decoding latency applications. Key-Words: Low-density parity-check (LDPC) codes, VLSI architecture, decoder, shift LDPC
منابع مشابه
Architecture of a low-complexity non-binary LDPC decoder for high order fields
In this paper, we propose a hardware implementation of the EMS decoding algorithm for non-binary LDPC codes, presented in [10]. To the knowledge of the authors this is the first implementation of a GF(q) LDPC decoder for high order fields (q ≥ 64). The originality of the proposed architecture is that it takes into account the memory problem of the nonbinary LDPC decoders, together with a signif...
متن کاملLdpc Decoder Modelling and Evaluation Using Rt-pepa
This paper presents a high-throughput memory efficient decoder for Low Density Parity Check (LDPC) codes in the high-rate wireless personal area network application. The novel techniques which can apply to our selected LDPC code is proposed, including parallel blocked layered decoding architecture and simplification of the WiGig networks. We use Real Time Performance Evaluation Process Algebra ...
متن کاملArchitecture-aware low-density parity-check codes
A high-throughput memory-efficient decoder architecture for archit~ E ~ U ~ O B W B I ~ low-density parity-check (LDPC) codes is proposed based on a novel turbo-decoding algorithm. The aichltecture benefits from various optimizations at the code-design, decoding algorithm, and decoder architecture levels. The interconnect complexity and memory overhead problems of current decoder implementation...
متن کاملHDL Implementation of an Efficient Partial Parallel LDPC Decoder Using Soft Bit Flip Algorithm
Nowadays Low Density Parity Check Codes (LDPC) is more in demand in Wireless Communication Systems due to its excellent performance. Use of LDPC code for encoding and decoding purposes found to be more reliable and highly efficient data transfer over wide bandwidth in presence of corrupting noise. Various Algorithms were used to interpret LDPC codes. Out of which Sum Product Algorithm and Min S...
متن کاملA Novel Architecture for Scalable, High throughput, Multi-standard LDPC Decoder
This paper presents a a novel bottom up parallel approach for implementing high throughput , scalable multistandard, layered LDPC decoding architecture. Proposed solution includes three elements of novelty i.e. 1) A parallel Min Sum check node based on ”Tree way” approach 2) Channel Memory organization scheme at block level to support parallel access for proposed check node 3) Flexibility in te...
متن کامل